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1 INTRODUCTION 
Logic c i r c u i t  tes t ing  as viewed i n  t h i s  repor t  i s  the process o f  
exercising a l og i c  c i r c u i t  t o  determine whether c r  not  the c i r c u i t  
co r rec t l y  performs the desired l og i c  function. It w i l l  be assumed tha t  
a correct  l og i c  design has been accomplished and tha t  normal functions 
are produced by f a i  1 ures cal  l ed  f au l t s  introduced during the manufactur- 
i ng  process o r  t ha t  occur a t  random l a t e r  i n  the l i f e  o f  the c i r c u i t .  
Logic tes t ing  i s  of ten performed as one o f  the f i n a l  stages i n  the manu- 
facture o f  a l og i c  c i r c u i t .  Also, l o g i c  tes t ing  i s  frequently used as 
an acceptance t e s t  by a purchaser o f  l 'ogic c i r cu i t s .  Logic tes t ing  i s  
a lso required during the checkout and maintenance o f  l og i c  c i r c u i t  as- 
semblies and l og i c  systems. This repor t  w i l l  be oriented toward the 
automated tes t ing  o f  integrated c i r c u i t s  as they emerge from an assembly 
l i ne .  
The l og i c  tes t ing  process i s  accomplished by applying a sequence 
o f  input  patterns t o  a powered c i r c u i t  and observing the corresponding 
sequence of responses.+ A c i r c u i t  i s  assumed t o  be fau l t - f ree  i f  a l l  
the observed responses are correct. Incorrect  responses, on the other 
hand, signal a c i r c u i t  containing some f a u l t  condition. Observation 
o f  the complete response sequence produced by a c i r c u i t  c o n t a i n i ~ g  a 
f a u l t  may contain enough i n f o r m t i o n  t o  i d e n t i f y  precisely the f au l t  
condit ion present. However, the i d e n t i f i c a t i o n  o f  the pa r t i cu l a r  f a u l t  
'1t i s  assumed tha t  c i r c u i t s  are allcwed t o  reach a stable s ta te  
before a new input pat tern i s  applied. 
present i n  a f a u l t y  l og i c  c i r c u i t  i s  usual ly  not  important f o r  integrated 
c i r c u i t  tes t ing  since repa i r  i s  usual ly  not  possible. 
Fau l t  detect ion t e s t i n g  i s  a term of ten used t o  i d e n t i f y  the pro- 
cess o f  tes t ing  a c i r c u i t  t o  determine whether o r  not  tne c i r c u i t  con- 
ta ins  a f a u l t .  Fau l t  l oca t ion  tes t ing  describes the process o f  i den t i -  
f y ing  the f a u l t  present. Detection and locat ion o f  f au l t s  i s  the ob- 
jec t i ve  o f  f a u l t  diagnosis tes t ing.  
The input  patterns tha t  are applied during the tes t ing  process art? 
re fer red t o  as t e s t  patterns. Selection o f  the t e s t  pat tern  sequence 
i s  one o f  the most d i f f i c u l t  aspects o f  the tes t ing  problem. The re- 
m inde r  of t h i s  report  i s  devoted t o  the t e s t  pat tern select ion problem- 
o f ten ca l  led - tes t pattern generation (TPG) . 
PROBLEM STATEMENT 
An automated method i s  desired f o r  generating f a u l t  detect ion t e s t  
sequences f o r  l o g i c  c i r c u i t s  given a gate-level descr ipt ion 0.- the c i r -  
cu i t .  Complexity o f  the c i r c u i t s  may approach f i v e  hundred or  more ele-  
ments including NAND gates, NOR gates, and f l i p  - f lops.  Test sequences 
tha t  exci te race conditions i n  the c i r c u i t  under t e s t  should not  be 
generated. The t e s t  sequences should cover a l l  detectable s ingle stuck- 
type f au l t s  i n  the c i r c u i t .  I t  i s  desired f o r  the method t o  be user- 
oriented and t o  be implementable on small t o  medium scale computer sys- 
tems. 
SOLUTION APPROACH 
A l og i c  simulator based approach i s  used t o  solve the problem 
stated above. The approach i s  diagramned i n  Figure 1. Each step o f  
the procedure i s  discussed i n  more detai  1 below. 
Primary Test Pattern Generation 
This step i n  TPG produces a t e s t  sequence t ha t  w i l l  detect a large 
percentage o f  the f au l t s  represented by the stuck-at f au l t  model. This 
process does not  require t h a t  f a u l t s  be separately i d e n t i f i e d  during 
generation o f  tes ts  and i s  f a s t  i n  terms o f  compLer time per f a u l t  
detected. The SIMLOG/TESTGN system can be used i n  t h i s  mode o f  opera- 
t ion.  Random methods f o r  generating t e s t  sequences may also prove 
useful f o r  t h i s  purpose but w i l l  no t  be covered herein. 
Test Sequence Eva1 u a t i  on 
The second step o f  the process i s  the evaluation o f  the t e s t  se- 
quence produced above. Faul t  simulat ion i s  the most cost e f f ec t i ve  
means for  providing t h i s  evaluation. The effect iveness and v a l i d i t y  
o f  t h i s  step i s  determined by the accuracy o f  the simulator used f o r  
the analysis. However, as simulat ion accuracy i s  improved, the cost 
o f  simulation i s  increased. A time-based event-driven simulator pro- 
vides the best accuracy, but  a u n i t  delay simulator may be useful for 
some c i r cu i t s .  Para l le l  o r  deductive f a u l t  simulators are needed f o r  
f a u l t  simulation o f  pract ica l  sized c i r c u i t s .  
Primary 
Generation 
Figure 1. TEST PATTERN GENERATION SYSTEM FLOWCHART 
Secondary Test Pattern Generation 
- 
The function o f  t h i s  step o f  the TPG process i s  t o  determine t e s t  
sequences f o r  those f a u l t s  t ha t  are not  detectable by the sequence pro- 
duced during primary t e s t  pat tern  generation. Faults f o r  which tes ts  
are desired are speci f ied t o  the generator ind iv idua l l y .  The SIMLOG/ 
'YESTGN system can also be used here. 
+REVIOUS WORK 
Many papers and reports have been published t ha t  t r e a t  various 
aspects o f  t e s t  pat tern generation f o r  sequential l og i c  c i r c u i t s .  
However, much work remains t o  be done i n  the development o f  p rac t i ca l  
automatic t e s t  pat tern generation procedures. Bouricius, e t .  a1 113 
have described an extension o f  the d-Algorithm tha t  can be appl ied t o  
asynchronous c i r cu i t s .  The use o f  the Boolean di f ference f o r  sequen- 
t i a l  c i r c u i t  t e s t  pat tern generation has been considered by Hsiaa and 
Chia [2]. A random technique f o r  t e s t  pat tern  generation was described 
by Breuer 131. Use o f  random techniques i n  a spec i f i c  t e s t  appl icat ion 
i s  presented i n  a paper by Agrawal and Agrawal [4]. Testing f o r  i n t e r -  
m i t ten t  f a u l t  detect ion has been t reated by Breuer [5]. Chappell [6] 
has described a t e s t  pat tern generati on procedure f o r  sequenti a1 c i  r- 
cu i t s  tha t  was developed a t  Be l l  Laboratories. 
2. LOGIC SIMULATION 
This section i s  devoted t o  a descr ipt ion of the simulat ion model 
used i n  the SIMLOG log i c  simulator. The model has been adapted from 
the approach presented by Chappell 161. However, major changes have 
been made i n  the race detect ion and prevention procedure; and addi t ional  
l og i c  elements have been provided i n  the l i b ra ry .  
Topics covered i n  t h i s  section include the l og i c  model, t iming 
model, race analysis procedure, and o s c i l l a t i o n  detection. Faul t  simu- 
l a t i o n  w i l l  be covered i n  section 3. Deta i ls  on SIMLOG can be found i n  
[7] and [8]. 
LOGIC MODEL 
A three-valued log ic  model i s  used i n  the simulat ion procedure and 
w i l l  now be described. Consider the NAND gate shown i n  Figure 2. Each 
input  arid edtput o f  the gate i s  represented by an ordered pa i r  of binary 
Boolean variables. The meaning o f  each pos: .b le combination o f  a 
var iable p a i r  i s  given i n  Table 1. A NAND gate t r u t h  tab le  i n  terms of 
variable pa i rs  i s  presented i n  Table 2. From the t r u t h  table, the 
fo l lowing p a i r  o f  Boolean equatiors can be obtained t o  represent a NAND 
gate. 
Figure 2.  . TWO- INPUT NAND GATE 
Figure 3.  CROSS-COIJPLED NAND GATE P A I R  
TABLE 1 
Variable Pai r  Combination o f  Values 
VARIABLE PAIR INTERPRETAT ION 
( 0 ~ 0 )  Unknown Logical Value 
(OS1) Logical 0 
(1 ,O) Logical 1 
(1,1) Undefined - not allowed 
TABLE 2 
NAND Slate Truth Table 
An important character is t ic  o f  the three-valued model i s  the 
a b i l i t y  t o  descrlbe an unknown log ica l  value as wel l  as the usual 
l og ica l  1 and log ica l  0 values. However, the individual variables are 
re lated by the standard Boolean relat ionships OR and AND and therefore 
can be eas i l y  manipulated. The Boolean implement i s  not  u t i l i zed .  
Sequential l og i c  c i r c u i t s  are represented i n  a s im i la r  manner t o  
t ha t  described above f o r  a NAND te. The set o f  equations below 
represent the cross-coupled NAND gates shown i n  Figure 3. 
Further descr ipt ion o f  l og ic  elements and c i r c u i t s  will be deferred 
u n t i l  a f t e r  the f o l  low'qg discussion o f  the t iming model. 
TIMING MODEL 
A unit-delay t iming model i s  used i n  conjunction w i th  the above 
log ic  model. Two time parameters are used i n  the t iming model. One 
karameter ca l led input-time and denoted by t describes the timer a t  
which c i r c u i t  input  signals are chsniled. The other t i m e  parameter i s  
ca l led r ipple-t ime and i s  designated by the symbol r. Ripple-time 
represents the propagation i n  time o f  signals through a c i r c u i t  due t o  
gate delays and i s  incremented i n  u n i t  steps consistent w i t h  the un!t 
delay assumption. Input-time i s  incremented only a f t e r  a c i r c u i t  has 
reached a stable condit ion. Hence c i r c u i t  inputs are functions of 
input-times only, but  gate outputs are functions o f  both Input-time 
and ripple-time. The fo l lowing time dependent Boolean equations r e s u l t  
for  the cross-coupled NAND gates o f  Figure 3. 
The above equations can be used t o  develop a second set  o f  equa- 
t ions tha t  describe the c i r c u i t  outputs i n  terms o f  c i r c u i t  inputs only 
f o r  values o f  t ranging from 1 t o  r. The value o f  T i s  re fer red t o  as 
the input-time 1 i m i  t. 
Table 3 shows the development o f  such an equation set  f o r  the 
cross-coupld NAND gdtes o f  Figure 3. I n  t h i s  example, K = 2 was 
chosen. Also, the i n i t i a l  states o f  C and D are assumed unknown, i.e., 
(0,O)S 
Note i n  Table 3 t ha t  the value o f  r i s  incremented only for  each 
new set  o f  equations t ha t  resu l t ;  On the ot i~er.  hand, t i s  incremented 
only a f t e r  a stable set o f  equations has been reached. These proce- 
dures fo l low from the unit-delay assumptioc and from an assumption t h a t  
input  changes occur only while the c i r c u i t  i s  i n  a stable state. I h e  
l a t t e r  assumption w i l l  be followed throughout the remainder o f  t h i s  
work. 
The above assumpttons imply tha t  the increment o f  r ipple- t ime for  
a gdven inptit-time t represents the time required f o r  the c i r c u i t  t o  
n n -  
C U N n r  
Y u -L 
1 1 1  
m m m  
I l l  
m CP m 
n - - 1  
N N CU 
u u u  
< e I 
reach s t a b i l i t y  fo l lowing an inpu t  change a t  t ime t. Furthermore, i t  
represents the  minimum amount o f  t ime t h a t  must occur between t and 
t + 1. 
I n t e r p r e t a t i o n  o f  the equations i n  Table 3 i .  i n  order. Consider 
t h e  equations a t  t = 1, r = 2. These equations represent a l l  ways o f  
c o n t r o l l i n g  the outputs o f  the c i r c u i t  i n  ne input-t ime step assuming 
an unknowrr s t a r t i n g  s ta te  fo;- the c i r c u i t  o u t p ~ ~ + - .  More s p e c i f i c a l l y ,  
C(,2) = A - ( I )  impl ies t h a t  output C can be forced t o  a l o g i c a l  1 s ta te  
by applying a l o g i c a l  0 t o  i npu t  A. S imi la r ly ,  C-(1,Z) = A ( l )  B-(1) 
s tates t h a t  C can be farced t o  0 by applying 1 t o  i npu t  A and 0 t o  input  
B. Discussion o f  the equations f o r  t = 2 w i l l  be deferred u n t i l  l a t e r .  
The value o f  r and the parenthesis w i l l  be suppressed when w r i t i n g  
stable equa Lions as i l l u s t r a t e d  below. 
Special steps may be necessary I n  order t h a t  s t a b i l i t y  be reached 
i n  sequential c i r c u i t s .  As can be seen i n  Table 3 the  equaticn se t  
s t a r t s  repeating a t  r = 6. This o s c i l l a t i o r l  i s  caused by the feedback 
present i n  the c i r c u i t  and by the  f a c t  t h a t  the  equation development 
process permitted ,,r~restricted i npu t  chang 2s. It i s  we l l  known t h a t  a 
00 t o  11 i npu t  change exc i tes  a race c o n d i t i m  i n  cross-coupled NAND gates. 
Race condi t ions are manifested i n  the c i r c u i t  model by o s c i l l a t i n g  equa- 
t i o n  sets. However, race condj t ions can be avoided as discussed i n  a 
l a t e r  subsection. 
LOGIC ELEMENT DESCRIPTIONS 
The SIMLOG l o g i c  s imulator  provides NAND gates, NOR gates, u n i t -  
delay devices, and edge-tr iggered D f l  i p - f l o p s  as standard l o g i c  e le -  
ments. A desc r ip t i on  o f  each o f  these elements i n  terms o f  the  above 
models i s  given below. 
NAND Gates 
NAND gates may have two o r  more inputs.  Inventers are  r e a l  i r e d  by 
applying a comnon i n p u t  t o  both inputs  o f  a two-input NAND ( o r  NOR). 
The e q u a t i o ~  p a i r  below represents the  unstable o r  t rans ien t  behavior 
o f  the  three- input  NAND shown i n  'igure 4. General izat ion t o  an n- input  
NAND i s  s t ra igh t fo rward .  
The s tab le  or steady-state desc r ip t i on  o f  the  device i s  the fo l l ow-  
ing. 
d t  = A - t  + B - t  + C - t  
C - t  = AtBtCt 
NOR Gate 
NOR gates may have two o r  more inputs.  The equation p a i r  below 
represent; the unstable o r  t rans ien t  behavior o f  the three- input  NOR 
shown i n  Figure 5. Again genera l i za t ion  t o  the  n- input  case i s  obvious. 
Figure 4.  THREE-INPUT NAND GATE 
Figure 5. THRFE-INFUT NOR GATE 
The s tab le  o r  steady-state behavior i s  as fol lows. 
Dt = Act + B- t  + C - t  
D- t  = AtBtCt 
Uni t-Delay Device 
A un i t -de lay  device i s  a one-input, one-output device as i l l u s t r a t e d  
i n  Figure 6. The fo l l ow ing  equat ion p a i r  describes i t s  behavior i n  the  
unstable o r  trar,sient case. 
The s tab le  o r  steady-state model becomes 
Edge-Triggered (Neqati ve) D F l  i p-Fl o p  
The negat ive edge-tr iggered D f l  i p - f l o p  i s  a two-input , two-output 
device as shown i n  Figure 7. Data t o  be la tched o r  s tored i s  app l ied  t o  
i npu t  D. A c lock o r  o ther  t r i g g e r i n g  s igna l  i s  app l ied  t o  i n p u t  C. 
T r igger ing  occurs on a l o g i c  one t o  l o g i c  zero (negat ive)  t r a n s i t i o n .  
Output Q provides the uncomplemented vers ion o f  the  la tched value of D, 
whereas outqut  QBAR provides the complement o f  D. 
Transient  behavior 3 f  the f l i p - f l o p  i s  g iven by the equat ion p a i r  
below f o r  outpu* Q. The r i g h t  hand sides are reversed f o r  QBAR. 
A 0 
Figure 6. UNIT-DELAY DEVICE 
Figure 7. NEGATIVE EDGE-TRIGGERED D FLIP-FLOP 
The stable o r  steady-state equations a r e  the same as above wi th  
r and r - 1  suppressed. 
RACE ANALYSIS 
Race condit ions e x i s t  i n  c i r c u i t s  t ha t  contain cross-coupled NAND 
gates o r  cross-coupled NOR gates. Input sequences t ha t  exc i te  these 
races can be eas i l y  detected, and a procedure f o r  accomplishing such de- 
tec t ion i s  discussed below. Race conditions may also e x i s t  i n  other 
c i r c u i t  configurat ions but detect ion o f  t h i s  type race i s  much more 
d i f f i c u l t  and w i l l  not  be e x p l i c i t l y  considered here. However, t h i s  
type race may often produce an o s c i l l a t i o n  which i s  the top ic  o f  a l a t e r  
discussion. 
It i s  shown i n  [6] t ha t  a race condit ion i s  f i r s t  indicated when 
both the equations f o r  C- and D or  D- and C change from the previous 
r ipple-t ime f o r  the c i r c u i t  i n  Figu1.e 3. When one o f  these conditions 
i s  detected, C- and D- can be systematical ly modified so tha t  ir iput 
changes are res t r i c t ed  t o  prevent a race condi t ion from being excited. 
Race analysis consists o f  the detect ion and the prevention o f  race 
conditions. 
For the c i r c u i t  i n  Figure 3, Chappell [6] has shown tha t  i f  the 
equation f o r  C- docs not change from the previous r ipple- t ime then no 
race w i l l  occur and i t  i s  not  necessary t o  check f o r  changes i n  other 
equations. However, the author has found tha t  race condit ions can be 
overlooked if t h i s  r u l e  alone i s  applied t o  t:.e c i r c u i t  i n  Figure 8. 
Hence, the race detect ion procedure adopted here i s  t o  check C- and 
D plus D- and C f o r  changes i n  a l l  cross-coupled NAND gates i n  a c i r -  
c u i t  under analysis. An analogous approach i s  used f o r  cross-coupled 
NOR gates. 

When a race cond i t i on  i s  detected i n  a p a i r  of cross-coupled NAND 
gates, equations C- o r  D and D- o r  C a re  mod i f ied  i n  such a manner t o  
e l im ina te  i n p u t  sequences t h a t  ~ o u l d  cuase the race t o  be exci ted.  The 
equation mod i f i ca t i on  r u l e s  adopted here are given i n  Table 4. Rules 
1.A and I1 .A are the same as those given i n  [6]. An explanat ion o f  the  
r u l e s  w i l l  now be given. 
Consider the possib le combinations of outputs o f  the  cross-coupled 
NAND gates o f  Figure 3. The output combinations t h a t  do no t  i n d i c a t e  
a race cond i t ion  are shown i n  Figure 9a. Possible race cond i t ions  are  
ind ica ted  by those combinations given i n  Figure 9b. 
As can be seen, the fo l l ow ing  func t i ona l  re la t i onsh ips  ho ld  when 
no race cond i t ion  i s  ind icated.  
On the  other  hand, the funct ional  re la t i onsh ips  below are t r u e  fo r  
the  cond i t ions  t h a t  i nd i ca te  a possib le race. 
C c D- 
- 
D CC- - 
Hence, i t  can be concluded from (1)  and (2)  t h a t  no race can occur 
i f  the  equations t h a t  represent the outputs o f  cross-coupled NAND gates 
are  forced t o  s a t i s f y  the re la t i onsh ips  o f  (1) whcn a t  l e a s t  one equa- 
t i o n  o f  each p a i r  i s  non-zero. The r u l e s  given j n  Table 4 modify the  
equations so the desi red re la t i onsh ips  are  s a t i s f i e d .  Table 5 shows the 
app l i ca t i on  o f  these r u l e s  t o  the analys is  o f  t he  cross-coupled NAND 
gate c j r c u i t .  
TABLE 4 
Race Prevention Rules far Cross-Coupled NAND Gates 
I. Modification of C- or D. 
A. If C-(t,r) f 0 and D(t,r) # 0 
Then C-(t,r) = C-(t,r) D(t,r). 
8. If C-(t,r) # 0 and D(t,r) = 0, 
Then D(t,r) = C-(t,r). 
C. If C-(t,r) = O ,  thennochange. 
13. Modification of D- and C. 
A. If D-(t,r) f 0 and C(t,r) # 0, 
Then D-(t,r) = D-(t,r) C(t,r). 
B. If D-(t,r) f 0 and C(t,r) = 0, then C(t,r) = D-(t,r). 
C. If D-(t,r) = 0, then no change. 
Logical Value Variable-Pai r Representation 
C C- D D- 
0 0 0 0 
0 0 1 0  
0 1 1 0  
1 0  0 0 
1 0  0 1 
1 0  1 0  
(a)  Race-Free Conditions 
Logical Value Variable-Pai r Representation 
(b)  Poss! b l e  Race Conditions 
Figure 9. Analysis o f  Cross-Cc!lpled NAND Gate Outputs. 

ilow coi~sider the in te rp re ta t ion  o f  the oquatiozs i n  Table 5 f o r  
t-2, r=4. These equations represent a l l  race-free ways o f  con t ro l l i ng  
the c i r c a i t  oirtputs i n  two input-time steps. I n  par t icu lar ,  the equa- 
t i o n  
fndicates two ways o f  placing odtput C i n  the log ica l  1 state a f t e r  two 
Snput-t im steps. F i r s t ,  input  A can be set  t o  0 a t  t=2. Second, i n -  
put can be set t o  0 and input  B set  t o  1 a t  t = l  w i th  B held a t  1 for  
t=2. A i s  a don't  care condit ion f o r  t=2, i n  the second case. Simi lar  
manings f o l  l o r  f o r  the remaining equations. 
Race analysis f o r  cross-coupled NOR gates proceeds i n  a s im i la r  
manner. T a b l e  6 s h o ~ s  the race prevention ru les  f o r  cross-coupled NOR 
gates as shown i~ Figure 10. 
OSCILLATION ANP.LY 51 S 
Equation osci 1 l a t i o n  my 3cc1~r during the c i r c u i t  simulat ion proce- 
dure even if race conditions are prevented i n  cross-coupled NAND o r  NOR 
gates. This type o s c i l l a t i o n  i s  caused by global feedback paths tha t  
lead t o  tilt! poss ib i l i t y  o f  closed conduction paths tha t  contain an odd 
number o f  l og ic  signal inversions and an odd number o f  u n i t  delays. 
No imnediate means o f  pred ic t ing such osc! 1 l a t i o n  conditions has 
teen developed. However, such c s r i ?  1 at ions can be handled by se t t ing  
an upper l i m i t  on the number of r ipple-t ime increments allowed f c r  each 
input-time step. An o s c i l l a t ~ o n  i s  assumed t o  e x i s t  if the equation sets 
do not s t ab i l i ze  before the r i r . - 'e- t ime increment exceeds the established 
l i m i t .  
TABLE 6 
Race Prevention Rules f o r  Cross-Coupled NOR Gate 
I .  Modification of C o r  D-. 
A. I f  C( t , r )  # 0 and D-(t , r)  # 13, 
then C( t , r )  = C( t , r )  0 - ( t , r ) .  
B. I f  C ( t , r )  # 0 and D-(t,r) = 0,  
then D - ( t , r )  = C( t , r ) .  
C. If C( t , r )  = 0, then no change. 
1 1  Modification of D or C-. 
A. If D( t , r )  # 0 and C-( t , r )  # 0, 
then D(t ,r)  = D(t , r )  C- ( t , r ) .  
B. If  D(t , r )  f 0 and C- ( t , r )  = 0, 
then C-(t , r )  = D ( t  , r )  . 
C .  I f  D( t , r )  = 0, then no change. 
C 
D 
Figure 10. CROSS-COUPLED NOR GATE PA IR  
SIMULATION PROCEDURE 
Given the models and analysis procedures descr!l?d above, a logic 
c i rcu i t  simulation procedure can be described. An overview of the pro 
cedure used in SIMLOG will now be presented. The overview will be 
restricted to  NAND gate logic element for  simplicity c f  presentation. 
Let I , ,  . . . , In correspond to the primary inputs of a logic c i r -  
cu i t ,  and l e t  Jn+l,  . . . , Jm correspond to  the logic gate outputs of the 
e P 
circui t .  Let ( I 1 ,  I i )  and (J J - )  represent the logic value of c i rcu i t  j ' J 
-, input l ine i and gate output l ine j ,  respectively. !hen for  each j,  
n + 1 - < J - < m ,  the following pair of Boolean equations follow. 
where K = {Primary inputs that  are inputs of gate j )  j 
and L .  = {Gate outputs t h a t  are inputs of gate j)  
J 
The c i rcu i t  analysis procedure i l lustrated previously i s  flow- 
charted in Figure 11 i n  terms of the notation used i n  ( 3 ) .  Also, 
cross-coupled NAND gate outputs are denoted F and G i n  the race analysis 
procedure f 1 owchart. 
C a l c u l a t e  







r i Propoga t e  
?I Analys is  
t= t+ l  
( a )  Main Procedure 
I n i t i a l  r=r+l 
Figure 11 . Simulat ion Procedure Flowchart  
e Condi t ions 
7 f  
t.rr=l 
i 
(b) Race Analysis  Procedure 
Figure 1 1 .  (Cont'd) 
3. STARTING STATE SPECIFICATION 
A major advantage of the l o g i c  model introduced i n  Sect ion 2 i s  
t h a t  a representat ion e x i s t s  f o r  descr ib ing a l o g i c  s ignal  i n  an un- 
known state.  This  a l lows s imulat ion of sequential c i r c u i t s  from an 
unknown s t a r t i n g  state,  However, sequential c i r c u i t  examples have 
been found t h a t  cause d i f f i c u l t i e s  when apply ing the s imu la t ion  pro- 
cedure o f  Sect ion 2 if the s t a r t i n g  states are unknown. This Sect ion 
w i l l  be devoted t o  a presentat ion of some o f  these d i f f i c u l t i e s  and t o  
a discussion o f  how the problems are  handied i n  SIMLOG. 
PROBLEM CIRCUITS 
The c i r c u i t  show:i i n  Figure 12 i s  from [6] and has on l y  one 
s tab le  s t a r t i n g  state.  Establ ishment of t h i s  s ta te  must be acccmplished 
manual l y  before the s imu la t ion  procedure of Sect ion 2 can be appl ied. 
Hence, the unknown s t a r t i n q  s ta te  w i l l  no t  y i e l d  meaningful resu l t s .  
A more important exalnple of the inadequacies o f  the unknown 
s t a r t i n g  s t a t e  approach fur sequential  c i r c u i t s  i s  i l l u s t r a t e d  by the 
JK f l i p - f l o p  c i r c u i t  i n  Figure 8. Zimulat ion of the JK f l i p - f l o p  does 
not  produce meaningful resu; t s  when an unknown s t a r t i n g  s t a t e  i s  assumed 
due t o  the a lobal  feedback i n  the c i r c u i i .  When a s p e c i f i c  s t a r t i n g  
s ta te  i s  assumed for  the JK f lSp- f lop,  the ana lys is  procedure y i e l d s  
the proper resul  t s .  
Figul e 12.  S e l f - i n i t i a l i z i n g  C i r c u i t  [6]. 
The s imula t ion  of l a r g e  sequential  c i r c u i t s  cannot be accompl i shed 
e f fec t i ve l y  unless the s imu la t ion  procedure can s t a r t  w i t h  the c i r c u i t  
i n  an unspeci f ied s ta te .  Several s t a r t i n g  s t a t e  opt ions a r e  a v a i l a b l z  
i n  SIMLOG t o  handle t h i s  prrblem. These opt ions a re  described below 
w i t h  the except ion o f  the unknown case which i s  s e l f  explanatory. 
CROSS-COUPLED Gate Variables 
It has been found t h a t  by assigning symbols o ther  than 0 o r  1 t o  
represent the s t a r t i n g  s t a t e  of selected nets meaningful s imu la t ion  re -  
sul  t s  can be obtained. These symbols can be replaced a f t e r  s imu la t ion  
i s  complete by the desi red s t a r t i n g  s t a t e  representat ion. Nets selected 
f o r  the assignment of such symbols are those corresponding t o  the output  
l i n e s  of cross-coupled gates. Other nets a r e  assigned as unknown. 
Two assignment modes of t h i s  type are ava i lab le .  One mode assigns 
unique symbols t o  each net  i n  a p a i r  whereas the o ther  mode assigns the 
same symbol t o  both nets. For example, consider the cross-coupled NAND 
gates o f  Figure 3. I n  the DOUBLE CROSS-COUPLED VARIABLES mode, the 
s t a r t i n g  s t a t e  o f  net  C i s  spec i f ied  as ' d , C - $ )  and the s t a r t i n g  s t a t e  
of n e t  D as (D$,D-fl). I n  the SINGLE CROSS-COUPLED VARIABLE mode, the  
assignments would be (CB,C-fl) and (C-fl,Cfl) f o r  C and D, respect ive ly .  
An extension of t h i s  concept i s  a l so  ava i l ab le  which assigns 
symbols as the s t a r t i n g  s t a t e  of each net  ( inputs  excluded) i n  a c i r c u i t .  
For t h i s  ca:.e, ne t  X i s  assigned (Xfl,X-0) as i t s  z t a r t i n g  s ta te .  
OTHER POSSIBLE ASSIGNMENTS 
A mode i s  a1 so provided which a1 lows the SIMLOG user t o  speci f ic  
constants (0 or  1 )  as the s ta r t i ng  s ta te  o f  user sele-ted nets in -  
cluding c i r c u i t  input  nets. Nets not e x p l i c i t l y  assigned constant 
values are imp1 i c i t l y  assigned as unknown. 
Another mode perinits the user t o  assign Boolean equations i n  sum 
o f  praducts form as the s ta r t i ng  s ta te  o f  user selected nets. This 
mode provides a general i zed s ta r t i ng  s ta te  assigrment capabil i t y  . 
4. FAULT SIVULATION 
The l o g i c  s imu la t ion  procedure described i n  the previous sec t ion  
can be mod i f ied  t o  simulate stuck-type f a u l t s .  This sec t ion  contains 
descr ip t ions  of the model f o r  s tuck-at  f a u l t s  and o f  t he  corresponding 
f a u l t  i n s e r t i o n  procedures used i n  the SIMLOG.program. 
FAULT MODEL 
Stuck-type f a u l t s  car be modeled i n  the s imu la t ion  procedure de- 
scr ibed prev ious ly  by an ordered p a i r  o f  Boolean var iables.  Consider 
f o r  example the two-input NAND gate o f  Figure 2. A stuck-at-0 f a b l t  
on i npu t  A i s  represented by the ordered p a i r  (A*,A-*) where (Af,A-*)= 
(1,O) means the f a u l t  i s  present and (Af,A-*)=(O,l ) means the  f a u l t  i s  
n c t  present. The (0.0) and (1 ,I ) combinations are  no t  assigned mean- 
ings i n  t h i s  context.  
A stuck-at-1 f a u l t  on i npu t  8 o f  the NAND gate i s  represented by 
the ordered p a i r  (B! !B-! ). The (1,0), (0,l j, (0,O) and (1 , l )  a r c  
assigned s i m i l a r  meanings t o  those given above f o r  s tuck-at -0 fau l t s .  
FAULT INSERTION 
Fau l ts  a re  inser ted  i n  a l o g i c  c i r c u i t  by modi fy ing the appropr iate 
equations ccrresponding t s  the  element t o  be fau l ted .  Again, consider 
the  two-input NAND gate of Figure 2. Table 7 shows the f a u l t - f r e e  














































































































































on input  A, and the equat ion p a i r s  f o r  stuck-at-0 and stuck-at-1 f a u l t s  
on the  output  C. 
An e x a r r i n a t i s ~  of the equations i n  Table 7 reveals t h a t  f a u l t  
i nse r t i ons  can be accomplished by ANDing o r  ORing the  appropr iate 
fau l  t - f r e e  va r iab le  o r  expression. For e ~ m p l e ,  a stuck-at-0 f ~ u l t  
on inpu t  A i s  inser ted  by f i r s t  3Ring f a u l t  va r i ab le  A* w i t h  f a u l t  f ree 
va r iab le  o r  expression A- t o  produce (A- + A*). Next, the f a u l t  
va r i ab le  A-* i s  ANDed w i t h  f a u l t  f r e e  varSable or  expression A t o  
produce ( A A - * ) .  F ina l l y ,  the gate output equations are cmputed i n  
the usual way except t ha t  (A- + A * )  i s  used i n  place of A- and 
(AA-*)  i s  used i n  place o f  A. 
The equations correspond;?g t o  f a u l  ted  outputs are s i m i l a r l y  
computed. For example, a s tuck-at -0 f a u l t  on the  output  C i s  i n -  
serted by f i r s t  computing the  f a u l t - f r e e  output expressions (A- + B-) 
and (AB). Fau l t  i n s e r t i o n  i s  completed by computing (A- + B-)C-* and 
(AB) + C*. 
Fault. i n s e r t i o n  f o r  NOR gates i s  accom?lished s i m i l a r l y  and i s  
de ta i l ed  ( n  Table 8. Fau l t  i n s e r t i o n  f o r  un i t -de lay  elements and 
O f l i p - f l o p :  i s  shown i n  Tables S and 10, respect ive ly .  
Further i l l u s t r a t i o n s  of f a u l t  s-imulation i s  given by considering 
the cross-coupled NAND gates shown i n  Figure 3. The fo l low ing se t  of 




F a u l t  Inser t ion  i n  Uni t-Delay Element 
TABLE 10 
Faul t  Inser t ion  I n  D Fl ip-Flop 
Faul t  Condition Equation p a i r t  
I Q ( t , r )  = D(t-1  ,r-1)X + Q ( t - l ) Y  
Firult Free / Q - ( t , r )  = D-(t-1 , r - l )X  + Q - ( t - l ) Y  
Q D(t-1 , r - l ) X  + Q! + Q ( t - l ) Y  
s t u d - a t - ,  1 Q ( t s r ) = =  
Q - ( t , r )  D-(t-1 ,r-I):! Q-! + Q-(t-1 )Y 
Propagation o f  the above equations i s  shown i n  Table 11 f o r  two 
input time steps. I t  should be emphasized t h a t  race and o s c i l l a t i o n  
analysis must be performed for the f a u l t  case i n  t h e  same manner as 
f o r  the f a u l t - f r e e  case. 
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5. TEST PATTERN GENERATION 
Test sequences for  a c i r c u i t  can be generated frm the resu l t s  o f  
a simulatiotr procedure such as t ha t  described i n  the previous sections. 
Two methods o f  generation are possible. One method produces sequences 
f o r  input  f a u l t s  and does not  requ i re  the use o f  f a u l t  simulation. The 
other method produces sequences f o r  speci f ied f a u l t s  on any s ing le  net  
but  requires t ha t  f a u l t  simulat ion be used. Each o f  these methods w i l l  
now be described. Both methods are ava i lab le  i n  TESTGN. 
TESTS FOR INPUT FAULTS 
An e f f i c i e n t  method f o r  generation t e s t  sequences i s  t o  produce 
t e s t  sequences f o r  stuck-at-0 and stuck-at- l  f a u l t s  on each c i r c u i t  
input  f o r  each c i r c u i t  output. Chappell [6] states t ha t  t h i s  st rategy 
y ie lds  tes ts  f o r  80-90% o f  the s ingle f a u l t s  i n  the c i r c u i t  under con- 
s iderat ion.  The remaining fau l ts  can be handled using the approach 
t o  be described l a t e r .  
Generation o f  t e s t  sequences f o r  f a u l t s  cn input  Ii t o  be observed 
a t  output 0. i s  performed as fo l lows.  Let  the fo l lowing equation p a i r  
3 
represent output 0 .  i n  terms o f  input  Ii and other unspecif ied t e n s .  
J 
oj-= 0 + E I .  + FI; 
J 
where A, B, C, D, E, F are Boolean expressions. 
The desi red t e s t  f unc t i on  i s  g iven below. 
= (Bf + CE) (Ii + I i )  (5) 
I t  should be emphasized t h a t  f a u l t - f r e e  c i r c u i t  equations a re  used i n  
ob ta in ing  Equation (5 ) .  
The fo l lowing t e s t  funct ions r e s u l t  f o r  the cross-coupled NAND 
c i r c u i t  fo r  f a u l t s  on i npu t  A w i t h  observat ion a t  output  C. 
Select ion o f  t es t s  from ( 5 )  should be such t h a t  the  i npu t  i s  
exercised wi th  both a l o g i c a l  1 and a l o g i c a l  0 if possible. Hence, 
two tes ts  for  each input-output  p a i r  a re  attempted. The shor tes t  t e s t  
i n  terms of t ime should be chosen when more than one p o s s i b i l i t y  ex i s t s .  
TESTS FOR SPECIFIC FAULTS 
Le t  F represent an output  o f  a l o g i c  c i r c u i t  t h a t  has had f a u l t  
inserted. The equation p a i r  descr ib ing  F i n  time t can be w r i t t e n  as 
fo l lows.  
where U, V, W, X, Y and Z are Boolean expressions. A l l  f a u l t  detect ion 
t e s t  sequences o f  length t for  $ are given by the fo l lowing t e s t  funct ion. 
For an example, consider f a u l t  B stuck-at-1 i n  the cross-coupled 
NAND gates of Figure 3. The resu l t s  w i l l  b? shown f o r  only output C 
even though s im i la r  r esu l t s  can be obtained f o r  output D. 
Therefore : 
= A-(2)B-(2) + A-(1)B-(2) g ~ !  
6. COhCLUSIONS AND RECOMMENDATIONS 
Approaches t o  l o g i c  s imu la t ion  and t e s t  pa t te rn  generat ion have been 
described t h a t  can be used v ~ i t h  both combinational and sequential  l o g i c  
c i r c u i t s .  Simulat ion o f  f a u l t - f r e e  c i r c u i t s  and o f  c i r c u i t s  w i t h  stuck- 
type f a u l t s  can be accomplished. Two s t ra teg ies  can be used t o  ob ta in  
t e s t  pa t te rns  f o r  s ing le  s tuck-at  f a u l t s .  One s t ra tegy  i s  used t o  f i n d  
t e s t  pat terns fo r  a  spec i f i c  f a u l t  t h a t  has been inser ted  i n  the  c i r c u i t .  
The other  s t ra tegy  i s  used t o  ob ta in  a  s e t  o f  t e s t s  f o r  unspecif ied 
f a u l t s  i n  an attempt t o  reduce the  computation t ime per f a u l t .  Colnbined, 
the two s t ra teg ies  prov ide an e f f e c t i v e  approiich t o  t e s t  pa t te rn  gener- 
a t i o n  f o r  l a rge  l o g i c  c i r c u i t s .  
The procedures presented i n  t h i s  r e p o r t  have been adopted from the 
concepts out1 ined by Chappel 1  [ d l .  A major mod i f i ca t i on  has been made 
i n  the  race ana lys is  procedure, however. 
Future work i s  recomnended on genera l i za t ion  o f  the t im ing  model 
and funct ional  representat ion o f  c i r c u i t  segments. The former would 
produce a  more accurate s imu la t ion  wh i l e  the l a t t e r  i s  one approach 
t h a t  could possib ly  reduce computation t ime and memory requirements 
o f  the procedure. 
Further work on the s t a r t i n g  s ta te  p-oblem and on o s c i l l a t i o n  
analys is  i s  a lso  i n  order.  A means f o r  p rec i se l y  s e t t i n g  an upper 1  i m i t  
an the number of r i pp le - t ime  steps per i n p u t  t ime step i s  needed. The 
problem of imnediate detection of an osc i l l a t ion  condition i s  also worth 
o f  attention. Development df a r u l e  f o r  halt ing osc i l l a t ion  4s needed. 
It i s  also recomnended that  the f a u l t  model be generalized. Thi s 
would impact both the simulation grocedure and the test  generation pro- 
cedure. 
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